Infineon SRAM, CY7C1049GN-10VXI- 4 MB
- RS Stock No.:
- 182-3386P
- Mfr. Part No.:
- CY7C1049GN-10VXI
- Brand:
- Infineon
This image is representative of the product range
Bulk discount available
Subtotal 6 units (supplied in a tube)*
$72.54
(exc. GST)
$79.80
(inc. GST)
FREE delivery for orders over $60.00 ex GST
Temporarily out of stock
- Shipping from 10 August 2026
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units | Per unit |
|---|---|
| 6 - 8 | $12.09 |
| 10 + | $11.90 |
*price indicative
- RS Stock No.:
- 182-3386P
- Mfr. Part No.:
- CY7C1049GN-10VXI
- Brand:
- Infineon
Specifications
Technical data sheets
Legislation and Compliance
Product Details
Find similar products by selecting one or more attributes.
Select all | Attribute | Value |
|---|---|---|
| Brand | Infineon | |
| Product Type | SRAM | |
| Memory Size | 4MB | |
| Organisation | 512k x 16 Bit | |
| Number of Words | 512K | |
| Number of Bits per Word | 8 | |
| Maximum Random Access Time | 10ns | |
| Timing Type | Asynchronous | |
| Mount Type | Surface | |
| Package Type | SOJ | |
| Pin Count | 36 | |
| Height | 0.12mm | |
| Length | 0.93mm | |
| Standards/Approvals | RoHS | |
| Width | 0.4 mm | |
| Select all | ||
|---|---|---|
Brand Infineon | ||
Product Type SRAM | ||
Memory Size 4MB | ||
Organisation 512k x 16 Bit | ||
Number of Words 512K | ||
Number of Bits per Word 8 | ||
Maximum Random Access Time 10ns | ||
Timing Type Asynchronous | ||
Mount Type Surface | ||
Package Type SOJ | ||
Pin Count 36 | ||
Height 0.12mm | ||
Length 0.93mm | ||
Standards/Approvals RoHS | ||
Width 0.4 mm | ||
- COO (Country of Origin):
- US
CY7C1049GN is a high-performance CMOS fast static RAM device organized as 512K words by 8-bits. Data writes are performed by asserting the Chip Enable (CE) and Write Enable (WE) inputs LOW, while providing the data on I/O0 through I/O7 and address on A0 through A18 pins. Data reads are performed by asserting the Chip Enable (CE) and Output Enable (OE) inputs LOW and providing the required address on the address lines. Read data is accessible on the I/O lines (I/O0 through I/O7). All I/Os (I/O0 through I/O7) are placed in a high-impedance state during the following events: The device is deselected (CE HIGH) The control signal OE is de-asserted.
High speed
tAA = 10 ns
Low Active and standby currents
Active current: ICC = 38 mA typical
Standby current: ISB2 = 6 mA typical
Operating voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and
4.5 V to 5.5 V
1.0 V data retention
TTL-compatible inputs and outputs
Pb-free 36-pin SOJ and 44-pin TSOP II packages