- RS Stock No.:
- 181-8347
- Mfr. Part No.:
- S27KS0641DPBHI020
- Brand:
- Infineon
Available for back order.
Added
Price (ex. GST) Each (In a Pack of 3)
$13.06
(exc. GST)
$14.37
(inc. GST)
Units | Per unit | Per Pack* |
3 - 81 | $13.06 | $39.18 |
84 - 165 | $12.733 | $38.199 |
168 + | $12.543 | $37.629 |
*price indicative |
- RS Stock No.:
- 181-8347
- Mfr. Part No.:
- S27KS0641DPBHI020
- Brand:
- Infineon
Technical data sheets
Legislation and Compliance
Product Details
3.0 V I/O, 11 bus signals
Single ended clock (CK)
1.8 V I/O, 12 bus signals
Differential clock (CK, CK#)
Chip Select (CS#)
8-bit data bus (DQ[7:0])
Read-Write Data Strobe (RWDS)
Bidirectional Data Strobe / Mask
Output at the start of all transactions to indicate refresh latency
Output during read transactions as Read Data Strobe
Input during write transactions as Write Data Mask
RWDS DCARS Timing
During read transactions RWDS is offset by a second clock, phase shifted from CK
The Phase Shifted Clock is used to move the RWDS transition edge within the read data eye
Up to 333 MBps
Double-Data Rate (DDR) - two data transfers per clock
166 MHz clock rate (333 MBps) at 1.8 V VCC
100 MHz clock rate (200 MBps) at 3.0 V VCC
Sequential burst transactions
Configurable Burst Characteristics
Wrapped burst lengths:
16 bytes (8 clocks)
32 bytes (16 clocks)
64 bytes (32 clocks)
128 bytes (64 clocks)
Linear burst
Hybrid option - one wrapped burst followed by linear burst
Wrapped or linear burst type selected in each transaction
Configurable output drive strength
Low Power Modes
Deep Power Down
Package
24-ball FBGA
Single ended clock (CK)
1.8 V I/O, 12 bus signals
Differential clock (CK, CK#)
Chip Select (CS#)
8-bit data bus (DQ[7:0])
Read-Write Data Strobe (RWDS)
Bidirectional Data Strobe / Mask
Output at the start of all transactions to indicate refresh latency
Output during read transactions as Read Data Strobe
Input during write transactions as Write Data Mask
RWDS DCARS Timing
During read transactions RWDS is offset by a second clock, phase shifted from CK
The Phase Shifted Clock is used to move the RWDS transition edge within the read data eye
Up to 333 MBps
Double-Data Rate (DDR) - two data transfers per clock
166 MHz clock rate (333 MBps) at 1.8 V VCC
100 MHz clock rate (200 MBps) at 3.0 V VCC
Sequential burst transactions
Configurable Burst Characteristics
Wrapped burst lengths:
16 bytes (8 clocks)
32 bytes (16 clocks)
64 bytes (32 clocks)
128 bytes (64 clocks)
Linear burst
Hybrid option - one wrapped burst followed by linear burst
Wrapped or linear burst type selected in each transaction
Configurable output drive strength
Low Power Modes
Deep Power Down
Package
24-ball FBGA
Specifications
Attribute | Value |
---|---|
Memory Size | 64Mbit |
Organisation | 8M x 8 bit |
Data Rate | 333Mbit/s |
Data Bus Width | 8bit |
Number of Bits per Word | 8bit |
Maximum Random Access Time | 36ns |
Number of Words | 8M |
Mounting Type | Surface Mount |
Package Type | FBGA |
Pin Count | 24 |
Dimensions | 8 x 6 x 0.8mm |
Height | 0.8mm |
Length | 8mm |
Minimum Operating Temperature | -40 °C |
Maximum Operating Supply Voltage | 1.95 V |
Width | 6mm |
Minimum Operating Supply Voltage | 1.7 V |
Maximum Operating Temperature | +85 °C |
Related links
- SDRAM
- Alliance Memory AS4C256M16D4-75BIN 1330MHz 96-ball FBGA
- Alliance Memory AS4C1G8D4-75BCN 1330MHz 78-ball FBGA
- Alliance Memory AS4C256M16D4A-75BIN 1330MHz 96-ball FBGA
- Alliance Memory AS4C512M8D4A-75BIN 1330MHz 78-ball FBGA
- Alliance Memory AS4C256M16D4-83BCN 1200MHz 96-ball FBGA
- Alliance Memory AS4C512M8D4-83BIN 1200MHz 78-ball FBGA
- Infineon SDRAM