Microchip Technology ATF16V8B-15JU, SPLD Simple Programmable Logic Device ATF16V8B 150 Gates, 8 Macro Cells, 8 I/O,

  • RS Stock No. 127-8201
  • Mfr. Part No. ATF16V8B-15JU
  • Manufacturer Microchip
Technical data sheets
Legislation and Compliance
RoHS Certificate of Compliance
COO (Country of Origin): PH
Product Details

Simple Programmable Logic Device, Microchip

From Atmel, this high-performance programmable logic device boasts low power, high reliability and an industry standard architecture.

Specifications
Attribute Value
Family Name ATF16V8B
Number of Gates 150
Number of Macro Cells 8
Number of User I/Os 8
Maximum Internal Frequency 62MHz
Re-programmability Support Yes
Mounting Type Surface Mount
Package Type PLCC
Pin Count 20
Maximum Propagation Delay Time 15ns
Fabrication Technology CMOS, TTL
Dimensions 9.04 x 9.04 x 4.06mm
Height 4.06mm
Width 9.04mm
Length 9.04mm
Propagation Delay Test Condition 50pF
Maximum Operating Supply Voltage 5 V
Minimum Operating Temperature -40 °C
Maximum Operating Temperature +85 °C
On back order for despatch 11/03/2021, delivery within 7 working days from despatch date.
Price (ex. GST) Each (In a Pack of 5)
$ 1.33
(exc. GST)
$ 1.46
(inc. GST)
units
Per unit
Per Pack*
5 - 20
$1.33
$6.65
25 - 95
$1.302
$6.51
100 - 495
$1.284
$6.42
500 - 995
$1.238
$6.19
1000 +
$1.194
$5.97
*price indicative
Packaging Options:
Related Products
The Microchip Technology ATF1504AS family, PLCC package, surface ...
Description:
The Microchip Technology ATF1504AS family, PLCC package, surface mount, 84-pin, high performance, a high-density complex programmable logic device (CPLD) is an electrically erasable device It has a voltage rating between 3.3V and 5V. The (CPLD) is designed with 64 logic ...
Complex Programmable Logic Devices, Xilinx ...
Description:
Complex Programmable Logic Devices, Xilinx
Field Programmable Gate Arrays, Lattice Semiconductor An FPGA ...
Description:
Field Programmable Gate Arrays, Lattice Semiconductor An FPGA is a semiconductor device consisting of a matrix of Configurable Logic Blocks (CLBs) connected through programmable interconnects. The user determines these interconnections by programming SRAM. A CLB can be simple (AND, OR ...